

<b>Notice of References Cited</b>	Application/Control No. 09/767,323	Applicant(s)/Patent Under Reexamination SANDERS, LESTER	
	Examiner Samuel Broda	Art Unit 2123	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,493,863 B1	12-2002	Hamada et al.	716/18
	B	US-6,397,170 B1	05-2002	Dean et al.	703/14
	C	US-5,838,947 A	11-1998	Sarin, Harish K.	703/14
	D	US-5,696,694	12-1997	Khouja et al.	716/5
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Rodnunsky et al, "Power Estimation of CMOS Circuits via Power Software," IEEE Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 149-152 (May 1998)
	V	Macii et al, "Power Consumption of Static and Dynamic CMOS Circuits: A Comparative Study," IEEE 2nd International Conference on ASIC, pp. 425-427 (October 1996)
	W	Eisenmann et al, "Power Calculation for High Density CMOS Gate Array's," IEEE Euro ASIC '91, pp. 198-203 (May 1991)
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.